

Sheet: cpu

LDP_RD_LOAD	LDP_RD_LOAD
ROM_H8	ROM_H8
ROM_F8	ROM_F8
ROM_E8	ROM_E8
ROM_D8	ROM_D8
ROM_C8	ROM_C8
RAM_B8	RAM_B8
A0	A0
A1	A1
A2	A2
A3	A3
A4	A4
A5	A5
A6	A6
A7	A7
A8	A8
A9	A9
A10	A10
A11	A11
A12	A12
D0	D0
D1	D1
D2	D2
D3	D3
D4	D4
D5	D5
D6	D6
D7	D7
RD	RD
WR	WR
BA0	BA0
BA1	BA1
BA2	BA2
BA3	BA3
BA4	BA4
BA5	BA5
BA6	BA6
BA7	BA7
CLK_18	CLK_18_432MHz
CLK_15	CLK_15_6kHz
VA5	VA5
VA6	VA6
VA4	VA4
VA3	VA3
VA2	VA2
VA1	VA1
VA0	VA0
HA7	HA7
HA6	HA6
HA5	HA5
HA4	HA4
HA3	HA3
HA2	HA2
HA1	HA1
HA0	HA0
DSC_CS_SYNC_BEGIN	DSC_CS_SYNC_BEGIN
DSC_VSYNC_BEGIN	DSC_VSYNC_BEGIN
CVD2	CVD2
CHD3	CHD3
CHD2	CHD2
LDP_BUF_RD	LDP_BUF_RD
LOAD_MISC	LOAD_MISC
F4_PORT_NRD	F4_PORT_NRD
F0-F3_PORT_RD	F0-F3_PORT_RD
BD0	BD0
BD1	BD1
BD2	BD2
BD3	BD3
BD4	BD4
BD5	BD5
BD6	BD6
BD7	BD7
CLK_6_144MHz	CLK_6_144MHz
F8-FF_PORT_WR	F8-FF_PORT_WR
CLR_NMI	CLR_NMI
CLR_INT	CLR_INT
VRAM_WR	VRAM_WR
HA1 HA2_LONG	HA1 HA2_LONG
VID_DATA_BUS	VID_DATA_BUS
BRD	BRD
LOAD_TILE_IDX	LOAD_TILE_IDX
LOAD_TILE_ATTR	LOAD_TILE_ATTR
BWR	BWR
HIDE_LD_VIDEO	HIDE_LD_VIDEO
RGB_ENABLE	RGB_ENABLE
CLK_15_6kHz	CLK_15_6kHz
PIXEL_LOAD	PIXEL_LOAD
DISC_CS_SYNC	DISC_CS_SYNC
DISC_VSYNC	DISC_VSYNC
CPU_ADDR_SEL	CPU_ADDR_SEL
RST	RST
CVD1	CVD1
BA8	BA8
BA9	BA9
BA10	BA10
RAM_PWR	RAM_PWR

File: cpu.sch

Sheet: timing

VA5	VA5
VA6	VA6
RST_V_CNTRS	RST_V_CNTRS
CLK_7_8kHz	CLK_7_8kHz
VA7	VA7
VA4	VA4
VA3	VA3
VA2	VA2
VA1	VA1
VA0	VA0
CLK_18_432MHz	CLK_18_432MHz
HA0	HA0
HA1	HA1
HA2	HA2
HA3	HA3
HA4	HA4
HA5	HA5
HA6	HA6
HA7	HA7
DSC_CS_SYNC_BEGIN	DSC_CS_SYNC_BEGIN
DSC_VSYNC_BEGIN	DSC_VSYNC_BEGIN
CVD0	CVD0
CVD1	CVD1
CVD2	CVD2
CHD0	CHD0
CHD1	CHD1
CHD2	CHD2
CHD3	CHD3
CHD2	CHD2
CLK_6_144MHz	CLK_6_144MHz
CLK_15_6kHz	CLK_15_6kHz
HIDE_LD_VIDEO	HIDE_LD_VIDEO
CLK_15_6kHz	CLK_15_6kHz
CSYNC_OUT	CSYNC_OUT

File: timing.sch

Sheet: memory

A0	A0
A1	A1
A2	A2
A3	A3
A4	A4
A5	A5
A6	A6
A7	A7
A8	A8
A9	A9
A10	A10
A11	A11
A12	A12
D0	D0
D1	D1
D2	D2
D3	D3
D4	D4
D5	D5
D6	D6
D7	D7
RD	RD
WR	WR
ROM_H8	ROM_H8
ROM_F8	ROM_F8
ROM_E8	ROM_E8
ROM_D8	ROM_D8
ROM_C8	ROM_C8
RAM_B8	RAM_B8
RAM_PWR	RAM_PWR

File: memory.sch

Sheet: power

File: power.sch

Sheet: input

F0-F3_PORT_RD	F0-F3_PORT_RD
BD0	BD0
BD1	BD1
BD2	BD2
BD3	BD3
BD4	BD4
BD5	BD5
BD6	BD6
BD7	BD7
BA0	BA0
BA1	BA1
SWITCH_TEST	SWITCH_TEST
SWITCH_ACTION	SWITCH_ACTION
SWITCH_ACTION2	SWITCH_ACTION2
SWITCH_LEFT	SWITCH_LEFT
SWITCH_RIGHT	SWITCH_RIGHT
SWITCH_START1	SWITCH_START1
SWITCH_UNK3	SWITCH_UNK3
SWITCH_START2	SWITCH_START2
SWITCH_COIN1	SWITCH_COIN1
SWITCH_UNK1	SWITCH_UNK1
SWITCH_COIN2	SWITCH_COIN2
SWITCH_UNK2	SWITCH_UNK2
SWITCH_UP	SWITCH_UP
SWITCH_DOWN	SWITCH_DOWN
RA2_P7	RA2_P7
RA2_P4	RA2_P4
RA3_P3	RA3_P3
RA3_P8	RA3_P8
RA1_P5	RA1_P5
RA1_P9	RA1_P9

File: input.sch

Sheet: ldp

BD0	BD0
BD1	BD1
BD2	BD2
BD3	BD3
BD4	BD4
BD5	BD5
BD6	BD6
BD7	BD7
LDP_BUF_RD	LDP_BUF_RD
LDP_RD_LOAD	LDP_RD_LOAD
RST	RST
F4_PORT_NRD	F4_PORT_NRD
BWR	BWR

File: ldp.sch

Sheet: misc

BA0	BA0
BA1	BA1
BA2	BA2
F8-FF_PORT_WR	F8-FF_PORT_WR
BD0	BD0
RST	RST
CLR_NMI	CLR_NMI
CLR_INT	CLR_INT
VA3	VA3
INO_RGB_A8	INO_RGB_A8
IN1_RGB_A8	IN1_RGB_A8
IN2_RGB_A8	IN2_RGB_A8
IN3_RGB_A8	IN3_RGB_A8
HIDE_LD_VID_PAL1	HIDE_LD_VID_PAL1
BD1	BD1
BD2	BD2
BD3	BD3
BD4	BD4
BD5	BD5
BD6	BD6
BD7	BD7
LOAD_MISC	LOAD_MISC
HIDE_LD_VID_PALO	HIDE_LD_VID_PALO
LAMP_START2	LAMP_START2
LAMP_START1	LAMP_START1
LAMP_JOYSTICK	LAMP_JOYSTICK
LAMP_ACTION	LAMP_ACTION
12V	12V
D2_P15	D2_P15
D2_P16	D2_P16

File: misc.sch

Sheet: video

VRAM_WR	VRAM_WR
HA1 HA2_LONG	HA1 HA2_LONG
VID_DATA_BUS	VID_DATA_BUS
BRD	BRD
D0	D0
D1	D1
D2	D2
D3	D3
D4	D4
D5	D5
D6	D6
D7	D7
MA0	MA0
MA1	MA1
MA2	MA2
MA3	MA3
MA4	MA4
MA5	MA5
MA6	MA6
MA7	MA7
MA8	MA8
MA9	MA9
MA10	MA10
VA3	VA3
LOAD_TILE_IDX	LOAD_TILE_IDX
CLK_7_8kHz	CLK_7_8kHz
VA0	VA0
VA1	VA1
LOAD_TILE_ATTR	LOAD_TILE_ATTR
INO_RGB_A8	INO_RGB_A8
IN1_RGB_A8	IN1_RGB_A8
IN2_RGB_A8	IN2_RGB_A8
IN3_RGB_A8	IN3_RGB_A8
HIDE_LD_VID_PAL1	HIDE_LD_VID_PAL1
HIDE_LD_VID_PALO	HIDE_LD_VID_PALO
HIDE_LD_VIDEO	HIDE_LD_VIDEO
HIDE_LD_VIDEO	HIDE_LD_VIDEO
RGB_ENABLE	RGB_ENABLE
PIXEL_LOAD	PIXEL_LOAD
CLK_6_144MHz	CLK_6_144MHz
ANALOG_RED	ANALOG_RED
ANALOG_GREEN	ANALOG_GREEN
ANALOG_BLUE	ANALOG_BLUE
SHOW_LD_VIDEO	SHOW_LD_VIDEO


File: video.sch

Sheet: addrmux


MA0	MA0
MA1	MA1
MA2	MA2
MA3	MA3
MA4	MA4
MA5	MA5
MA6	MA6
MA7	MA7
MA8	MA8
MA9	MA9
MA10	MA10
BA0	BA0
BA1	BA1
BA2	BA2
BA3	BA3
BA4	BA4
BA5	BA5
BA6	BA6
BA7	BA7
BA8	BA8
BA9	BA9
BA10	BA10
VA2	VA2
VA3	VA3
VA4	VA4
VA5	VA5
VA6	VA6
HA2	HA2
HA3	HA3
HA4	HA4
HA5	HA5
HA6	HA6
HA7	HA7
CPU_ADDR_SEL	CPU_ADDR_SEL

File: addrmux.sch


This is the edge connector of the PCB.
Caution: it is backwards from Interstellar (ie upside down).



These connectors are optional.
I included them to make it easier to verify accuracy of the PCB clone.
These connectors were likely used in order to test the game without using the edge connector.



- HOLE1 MountingHole
- HOLE2 MountingHole
- HOLE3 MountingHole
- HOLE4 MountingHole
- HOLE5 MountingHole
- HOLE6 MountingHole



Original PCB supplied by Antonio Nati
Reverse engineered by Matt Ownby with help from Warren Ondras







RuleCity LLC

Sheet: /
File: esh.sch



Title: Esh's Aurumilla

Size: A3	Date: 2021-03-22	Rev: 3
KICad E.D.A. kicad (5.1.5)-3		Id: 1/10

If capacitor doesn't line up with a letter on PCB, take the letter that is below the capacitor.



This diode sacrifices its life if the edge connector is installed upside down. If not too much current is applied, the rest of the PCB may be saved if this happens.



Original PCB supplied by Antonio Nati
 Reverse engineered by Matt Ownby with help from Warren Ondras
RuleCity LLC

Sheet: /power/
 File: power.sch

Title: Esh's Aurunmilla



Size: A4 Date: 2021-03-22

Rev: 3







KiCad E.D.A. kicad (5.1.5)-3

Id: 2/10




VA0D	VA0	RST_V_CNTRS	RST_V_CNTRS	HA0D	HA0	CVD0D	CVD0	CLK_15_6kHzD	CLK_15_6kHz
VA1D	VA1	CLK_7_8kHzD	CLK_7_8kHz	HA1D	HA1	CVD1D	CVD1	HIDE_LD_VIDEOD	HIDE_LD_VIDEO
VA2D	VA2	CLK_18_432MHzD	CLK_18_432MHz	HA2D	HA2	CVD2D	CVD2	CLK_15_6kHzD	CLK_15_6kHz
VA3D	VA3	DSC_CS_SYNC_BEGIN	DSC_CS_SYNC_BEGIN	HA3D	HA3			CSYNC_OUTD	CSYNC_OUT
VA4D	VA4	DSC_VSYNC_BEGIN	DSC_VSYNC_BEGIN	HA4D	HA4	CHD0D	CHD0		
VA5D	VA5	CHD3D	CHD3	HA5D	HA5	CHD1D	CHD1		
VA6D	VA6	CHD2D	CHD2	HA6D	HA6	CHD2D	CHD2		
VA7D	VA7	CLK_6_144MHzD	CLK_6_144MHz	HA7D	HA7	CHD3D	CHD3		





Having D5 pin 3 unconnected is a defect on the original PCB, kept here for documentation purposes. The game works despite the defect. The proper fix is to tie this pin to VCC.



NOTE: Estimated timing is assuming PCB edge connector is unplugged except for 5V/GND. This ensures that vsync/csync is being generated by PCB and not coming from the superimpose PCB.









CP28 may need to be adjusted depending on your crystal.



Original PCB supplied by Antonio Nati
Reverse engineered by Matt Ownby with help from Warren Ondras
RuleCity LLC
Sheet: /timing/
File: timing.sch


Title: Esh's Aurumilla
Size: A3 Date: 2021-03-22 Rev: 3
KiCad E.D.A. kicad (5.1.5)-3 Id: 3/10

LDP_RD_LOADD LDP_RD_LOAD BD0D BD0
 LDP_BUF_RD LDP_BUF_RD BD1D BD1
 RSTC RST BD2D BD2
 BD3D BD3
 F4_PORT_NRD F4_PORT_NRD BD4D BD4
 BWRD BWR BD5D BD5
 BD6D BD6
 BD7D BD7







Original PCB supplied by Antonio Nati
 Reverse engineered by Matt Ownby with help from Warren Ondras
RuleCity LLC
 Sheet: /ldp/
 File: ldp.sch

Title: Esh's Aurunmilla		Rev: 3
Size: A3	Date: 2021-03-22	Id: 4/10
KiCad E.D.A. kicad (5.1.5)-3		



This gets set when port F5 is written.




Original PCB supplied by Antonio Nati
Reverse engineered by Matt Ownby with help from Warren Ondras

RuleCity LLC

Sheet: /misc/
File: misc.sch

Title: Esh's Aurunmilla

Size: A4	Date: 2021-03-22	Rev: 3
KiCad E.D.A. kicad (5.1.5)-3		Id: 5/10





Original part for Q1 is 1518A
Designed to hold reset low until voltage is stable

Interrupt is 60 Hz











The fact that only the lowest 3 vertical address bits change per tile "proves" that tiles are 8 pixels high

The fact that 8 bits are shifted in per pixel load "proves" that each tile is 8 pixels wide



H4 holds tile attribute.
Lower nibble holds color palette.
Bit 6-7 determines which MISC value is used to modify color palette
(this is used to make the tile blink; different values determine blink frequency or whether blinking is disabled)

H3 holds tile index.



RGB_D7 high means color is transparent. Otherwise, opaque.

Original PCB supplied by Antonio Nati
Reverse engineered by Matt Ownby with help from Warren Ondras

RuleCity LLC
Sheet: /video/
File: video.sch

Title: Esh's Aurumilla

Size: A3	Date: 2021-03-22	Rev: 3
KiCad E.D.A. kicad (5.1.5)-3		Id: 7/10




MA0▷MA0
MA1▷MA1
MA2▷MA2
MA3▷MA3
MA4▷MA4
MA5▷MA5
MA6▷MA6
MA7▷MA7
MA8▷MA8
MA9▷MA9
MA10▷MA10

BA0▷BA0
BA1▷BA1
BA2▷BA2
BA3▷BA3
BA4▷BA4
BA5▷BA5
BA6▷BA6
BA7▷BA7
BA8▷BA8
BA9▷BA9
BA10▷BA10

VA2▷VA2
VA3▷VA3
VA4▷VA4
VA5▷VA5
VA6▷VA6
HA2▷HA2
HA3▷HA3
HA4▷HA4
HA5▷HA5
HA6▷HA6
HA7▷HA7

CPU_ADDR_SEL▷CPU_ADDR_SEL

So CPU can modify video RAM, while also allowing computer-generated video to be constantly redrawn



Original PCB supplied by Antonio Nati
Reverse engineered by Matt Ownby with help from Warren Ondras

RuleCity LLC

Sheet: /addrmux/
File: addrmux.sch

Title: Esh's Aurunmilla


Size: A4 Date: 2021-03-22

KiCad E.D.A. kicad (5.1.5)-3



Rev: 3

Id: 8/10

F0-F3_PORT_RD	F0-F3_PORT_RD	BD0	BD0	SWITCH_TEST	SWITCH_TEST	SWITCH_LEFT	SWITCH_LEFT	SWITCH_COIN1	SWITCH_COIN1	RA2_P7	RA2_P7
BA1D	BA1	BD1	BD1	SWITCH_ACTION	SWITCH_ACTION	SWITCH_RIGHT	SWITCH_RIGHT	SWITCH_UNK1	SWITCH_UNK1	RA2_P4	RA2_P4
BA0D	BA0	BD2	BD2	SWITCH_ACTION2	SWITCH_ACTION2	SWITCH_START1	SWITCH_START1	SWITCH_COIN2	SWITCH_COIN2	RA3_P3	RA3_P3
		BD3	BD3			SWITCH_UNK3	SWITCH_UNK3	SWITCH_UNK2	SWITCH_UNK2	RA3_P8	RA3_P8
		BD4	BD4			SWITCH_START2	SWITCH_START2	SWITCH_UP	SWITCH_UP	RA1_P5	RA1_P5
		BD5	BD5			SWITCH_DOWN	SWITCH_DOWN	SWITCH_DOWN	SWITCH_DOWN	RA1_P9	RA1_P9





Unused inputs are connected to pull-ups as a precaution




Original PCB supplied by Antonio Nati
Reverse engineered by Matt Ownby with help from Warren Ondras
RuleCity LLC
Sheet: /input/
File: input.sch
Title: Esh's Aurunmilla
Size: A3 | Date: 2021-03-22 | Rev: 3
KiCad E.D.A. kicad (5.1.5)-3 | Id: 9/10

A0	A0	A8	A8	D0	D0	WR	WR		
A1	A1	A9	A9	D1	D1	RD	RD	RAM_PWR	RAM_PWR
A2	A2	A10	A10	D2	D2	ROM_HB	ROM_HB		
A3	A3	A11	A11	D3	D3	ROM_FB	ROM_FB		
A4	A4	A12	A12	D4	D4	ROM_EB	ROM_EB		
A5	A5			D5	D5	ROM_DB	ROM_DB		
A6	A6			D6	D6	ROM_CB	ROM_CB		
A7	A7			D7	D7	RAM_BB	RAM_BB		



This is the CPU's RAM. Generic 6116 RAM should work as a replacement.



When powered on, RAM_PWR is VCC - 0.6V (measured VCC at 4.8V, RAM_PWR at 4.2V)
When powered off, RAM_PWR is the battery's voltage

Original PCB supplied by Antonio Nati
Reverse engineered by Matt Ownby with help from Warren Ondras
RuleCity LLC
Sheet: /memory/
File: memory.sch
Title: Esh's Aurumilla
Size: A3 | Date: 2021-03-22 | Rev: 3
KiCad E.D.A. kicad (5.1.5)-3 | Id: 10/10